April 1988 Revised January 2004

74F399 Quad 2-Port Register

FAIRCHILD

SEMICONDUCTOR

74F399 Quad 2-Port Register

General Description

The 74F399 is the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flops on the rising edge of the clock.

Features


- Select inputs from two data sources
- Fully positive edge-triggered operation

Ordering Code:


Order Number	Package Number	Package Description					
74F399SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow					
74F399SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
74F399PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide					
Dovice also available i	Davice also available in Tape and Real. Specify by appending suffix latter "Y" to the ordering code						

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
S	Common Select Input	1.0/1.0	20 μA/–0.6 mA	
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/–0.6 mA	
I _{0a} –I _{0d}	Data Inputs from Source 0	1.0/1.0	20 μA/–0.6 mA	
I _{1a} –I _{1d}	Data Inputs from Source 1	1.0/1.0	20 μA/–0.6 mA	
Q _a –Q _d	Register True Outputs	50/33.3	–1 mA/20 mA	

© 2004 Fairchild Semiconductor Corporation DS009533

Functional Description

The 74F399 is a high-speed quad 2-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (I_{0x} , I_{1x}) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation.

Function Table

	Inputs			
S	I ₀	Q		
I	I	Х	L	
I	h	Х	н	
h	х	I	L	
h	х	h	н	


H = HIGH Voltage Level

h = HIGH Voltage Level h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition

I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition

X = Immaterial

Logic Diagram



*F398 Only

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
ESD Last Passing Voltage	
(Min)—74F399	4000V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

74F399 $0^{\circ}C$ to $+70^{\circ}C$

+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol Parameter		Min	Typ Max Units		V _{CC}	Conditions	
VIH	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signa
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH10% VCVoltage5% VC	-			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 10% V _C Voltage	c		0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current			5.0	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			7.0	μΑ	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	4.75			v	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded
IIL	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$
I _{OS}	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
I _{CCH}	Power Supply Current		22	34	mA	Max	V _O = HIGH
ICCL	Power Supply Current		22	34	mA	Max	$V_{O} = LOW$

74F399

AC Electrical Characteristics

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	С _L = 50 рF Тур	Max	Min	SU pF Max	
f _{MAX}	Input Clock Frequency	100	140		100		MHz
t _{PLH}	Propagation Delay	3.0	5.7	7.5	3.0	8.5	ns
t _{PHL}	CP to Q or \overline{Q}	3.0	6.8	9.0	3.0	10.0	115

AC Operating Requirements

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A = 0°C to +70°C V _{CC} = +5.0V		
		Min	Max	Min	Max	1	
t _S (H)	Setup Time, HIGH or LOW	3.0		3.0			
t _S (L)	I _n to CP	3.0		3.0		ns	
t _H (H)	Hold Time, HIGH or LOW	1.0		1.0			
t _H (L)	I _n to CP	1.0		1.0		ns	
t _S (H)	Setup Time, HIGH or LOW	7.5		8.5		ns	
t _S (L)	S to CP	7.5		8.5		115	
t _H (H)	Hold Time, HIGH or LOW	0		0		ns	
t _H (L)	S to CP	0		0			
t _W (H)	CP Pulse Width	4.0		4.0			
t _W (L)	HIGH or LOW	5.0		5.0		ns	

